The Execution Cycle Simulation
Start Again
address bus
data bus
control bus
Next ->
Read Only Memory (ROM)
CPU
Program Counter
Instruction Register
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
Copyright (c) 2005-2009 NyCelt LLC