The Execution Cycle Simulation - part II
 
 

address bus
data bus
control bus
   

  Read Only Memory (ROM)
CPU
 
PC
IR
AR
A
 
 
 
  0 1 2 3 4 5 6 7 8 9 A B C D E F

 


Copyright (c) 2005-2009 NyCelt LLC